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ABSTRACT
Modern system-on-chips are evolving towards complex and
heterogeneous platforms with general purpose processors cou-
pled with massively parallel manycore accelerator fabrics
(e.g. embedded GPUs). Platform developers are looking for
efficient full-system simulators capable of simulating com-
plex applications, middleware and operating systems on these
heterogeneous targets. Unfortunately current virtual plat-
forms are not able to tackle the complexity and heteroge-
neity of state-of-the-art SoCs. Software emulators, such as
the open-source QEMU project, cope quite well in terms
of simulation speed and functional accuracy with homoge-
neous coarse-grained multi-cores. The main contribution of
this paper is the introduction of a novel virtual prototy-
ping technique which exploits the heterogeneous accelera-
tors available in commodity PCs to tackle the heterogeneity
challenge in full-SoC system simulation. In a nutshell, our
approach makes it possible to partition simulation between
the host CPU and GPU. More specifically, QEMU runs on
the host CPU and the simulation of manycore accelerators
is oﬄoaded, through semi-hosting, to the host GPU. Our
experimental results confirm the flexibility and efficiency of
our enhanced QEMU environment.
Categories and Subject Descriptors
H.4 [Information Systems Applications]: Miscellaneous;
D.2.8 [Software Engineering]: Metrics—complexity mea-
sures, performance measures
Keywords
Parallel Simulation, GPGPU, Heterogeneous Platforms, Many
Cores, GPU, CUDA
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Fueled by the continuous shrinking of feature sizes in silicon
manufacturing, an increasing number of functions can be
implemented on a Systems-On-Chip (SoC). Contemporary
silicon technology makes it possible to integrate complex
SoCs offering high architectural heterogeneity and providing
tremendous amount of computational power with low cost,
low power consumption and high flexibility.
Due to different functional characteristics and application
requirements, modern SoC architectures consist of a com-
bination of different processor types and dedicated hard-
ware accelerators. Chip manufacturers are focusing on re-
ducing power consumption and packing increasing number
of processing units per chip. Therefore, the trend towards
simplifying the micro-architecture design of cores is beco-
ming increasingly strong and future manycore accelerators
are likely to embed thousands of simple cores. The typi-
cal platform will be composed of general purpose processors
coupled with massively parallel manycore accelerator fabrics
(e.g. embedded GPUs [1][2][3]). Examples of similar archi-
tectures may include on-chip many-core accelerators such
as the Hypercore Architecture Line (HAL) from Plurality
[4], ST Microelectronics Platform 2012 [5], or future evolu-
tions of Intel prototypes Larrabee [6] and Single-Chip Cloud
Computer[7].
The main challenge in the design of such complex heteroge-
neous SoCs is the reliable and efficient system programming
to allow a safe integration of the different system parts. Plat-
form architects and developers need full-system simulators
supporting complex applications, middleware and operating
systems on these heterogeneous targets. It is clear that cur-
rent virtual platform technologies are not able to tackle the
possible issues incurred due to high complexity of simulating
this future scenario, mainly because they suffer from either
poor performance or low accuracy. Therefore, in order to
comprehensively evaluate the design, architecture and pro-
gramming tradeoffs in such future heterogeneous SoC, there
is a clear need for having a parallel, fast and accurate full
system simulator.
The development of computer technology has recently led to
an unprecedented performance increase of Graphics Proces-
sing Units (GPU) for general purpose computing. Modern
GPUs integrate hundreds of processors on the same device,
communicating through low-latency and high bandwidth on-
chip networks and memory hierarchies. In addition to this,
such scalable computation power and flexibility is delivered
at rather low cost by commodity GPU hardware.
In this paper, we address the problem of accelerating simula-
tion of heterogeneous SoC architectures (composed of a host
general purpose processor along with a many-core accelera-
tor) by utilizing the high computation power provided by
off-the-shelf graphic accelerator cards (GPU). Specifically,
our idea is to partition heterogeneous SoC simulation work-
load between CPU and GPU. The CPU platform is in charge
of simulating the host processor of the target SoC. Fast si-
mulation of this subsystem is achieved by using QEMU [13],
a well-known processor emulator based on dynamic binary
translation. On the other hand, GPU platform runs simu-
lation of embedded many-core accelerator when part of the
simulated applications are oﬄoaded to the SoC accelerator.
The many-core simulator running on the GPU is based on
our previous simulation technology which we extended to
support interaction with QEMU. Another feature we add
is related with providing synchronization in shared memory
programs which is the most widely adopted paradigm for
synchronization in targeted many-core accelerators. When
the number of threads in workload running on GPU becomes
larger than the number of physical cores on the GPU, inter-
thread synchronization becomes an issue. Due to the lack of
native support for inter-block synchronization, barrier primi-
tives involving a large number of threads suffer from perfor-
mance overheads due to the need for costly communication
through global device memory. We introduce a simulation
software infrastructure which enables efficient synchroniza-
tion among the simulated cores. In brief, with this paper we
have significantly extended our previous work [26] [25] and
overcome the previous limitations by achieving full system
simulation and deploying inter-core synchronization mecha-
nism. Our experiment results show that using our proposed
infrastructure we can achieve full system simulation of thou-
sands of core with linear scalability and very low simulation
time.
The paper is structured as follows : the next section gives
an overview of related work and highlights our contributions.
Section 3 presents an overview of full simulation framework.
Section 4 details the techniques used to effectively parallelize
the simulation of manycore architecture on GPU platform. It
also describes the approach used for interfacing with QEMU
to achieve heterogeneous full simulation. Finally, Section 5
presents experiment results followed by a section that dis-
cusses conclusion and future work.
2. RELATEDWORK
Scientific community and industry have long been using vir-
tual prototyping tools and simulators to design hardware
and software platforms. The need of simulating heteroge-
neous and large manycore systems has been recently detec-
ted and addressed but slow simulation speeds are a serious
impediment to achieving full system simulation. Conventio-
nal simulation tools cannot adequately deal with the di-
verse modeling requirements and performance versus accu-
racy trade-offs and must evolve to tackle the challenges in-
herent in simulating such complex and heterogeneous archi-
tectures.
In the area of full-system simulation platforms, there are se-
veral sequential simulators and emulators such as RSIM [18],
Simics [20], Proteus [16] and QEMU [13]. Some of these are
capable of simulating parallel target architectures but all of
them execute sequentially on the host machine and their ma-
nycore simulation capability is limited to only hundreds of
cores. OVPSim, a more refined tool [12], provides the infra-
structure for describing platforms with one or more proces-
sors containing shared memory and buses in arbitrary topo-
logies and peripheral models. Unfortunately these emulation
tools are not able to tackle efficiently the complexity and
heterogeneity of state-of-the-art SoCs [12, 20]. Some work
[23, 14, 30, 29] has been focused on enhancing QEMU with
the capability of a more accurate hardware simulation infra-
structure by interfacing QEMU with SystemC[11]. However,
QEMU performance is also strongly affected by the poor per-
formance of the SystemC simulation when it is targeted for
manycore simulation.
Parallel simulators of parallel target architectures include :
SimFlex [28], GEMS [21], COTSon [15], BigSim [31], FastMP
[19], Wisconsin Wind Tunnel II (WWT II) [24], and Gra-
phite [22]. SimFlex and GEMS both use an off-the-shelf
sequential emulator (Simics) for functional modeling plus
their own models for memory systems and core interac-
tions. Because Simics is a closed-source commercial product
it is difficult to experiment with different core architectures.
COTSon uses AMD’s SimNow ! for functional modeling and
therefore suffers from some of the same problems as Sim-
Flex and GEMS. BigSim and FastMP attain poor scalabi-
lity when dealing with increasing complexity in the simu-
lated architecture. Graphite is a distributed, parallel simu-
lator which uses expensive multi-machine distribution but
high cost and complexity of set up does not make it an ideal
solution for simulation of multi-cores system.
In the past, hardware emulation using special-purpose ma-
chines have been proposed for manycore system emulation
to assist the application development process for multi-core
processors [27]. Such techniques utilize the concurrency of
hardware such as FPGA to directly imitate the internal de-
sign of the target system. Even though hardware emulation
solutions provide good performance, a software GPU-based
solution provides better flexibility and scalability. Moreover
it is cheaper and more accessible to a wider community. The
main novelty of this paper is the development of a novel
full system parallel simulation technology that leverages the
computational power of widely-available and low-cost GPUs.
We intend to utilize the inherent parallel processing power
available in modern GPUs for the simulation of manycore
co-processors. In a nutshell, every core composing the ma-
nycore accelerator is directly mapped on a software thread
running on the GPU.
3. OVERVIEW OF FULL SYSTEM SIMU-
LATION OF HETEROGENEOUS SOCS
In this section we provide the architectural details of the
heterogeneous SoC targeted by our simulation technique. We
discuss an overview of our simulation framework, explaining
Figure 1: Target Architecture of Heterogeneous SoC
how we interface QEMU with many-core simulator using
semihosting. Finally, we give details on our GPU platform
based manycore simulation technology.
3.1 Simulation Framework
The target heterogeneous SoC consists of a host processor
connected with a many-core accelerator (co-processor), as
shown in Figure 1. This accelerator features many (hun-
dreds of) simple cores each equipped with data and instruc-
tions scratchpad memories (SPM) and all allowed to access
a common shared memory region. This architecture is re-
presentative of most parallel embedded accelerators.
The programming model assumed for this kind of SoCs is ba-
sed on the host-accelerator paradigm dictated by standards
such as OpenCL. The execution of a parallel application is
divided between the two entities, the host and the accele-
rator. Host is reponsible for executing the sequential part
of an application (beside running operating system) , while
the accelator is specialized in executing highly-parallel and
computation-intensive part of the application programs. The
execution flow starts from the host and when a parallel pro-
gram region is encountered, this particular part of the pro-
gram is oﬄoaded to the accelerator to gain benefit from its
high performance. Since acclerator can not initializate the
procedures in the parallel kernel which is essential before
starting the execution, the host is in charge of preparing the
required execution environment (e.g. I/O buffers allocation
and initialization, parallel function pointer) before oﬄoading
the parallel kernel to its many-core accelerator. The oﬄoa-
ding procedure is normally an asynchronous call in order to
give the host the possibility to continue its execution in pa-
rallel with the accelerator. The programming models that
we describe in section 4 allows the synchronization between
the two entities.
Figure 2 depicts the full-system simulation methodology adop-
ted to model heterogeneous SoC architectures. Our simula-
tor consists of two main blocks. QEMU emulates the host
processor capable of executing a full-fledged linux OS and
file system. From here onwards we will use the term GPU-
Sim to mention our many-core acclerator simulator which
is written in CUDA and runs on top of the GPU platform.
The interface between QEMU and GPUSim is provided by
using QEMU’s semihosting feature.
Figure 2: Full Simulation Framework
3.2 QEMU overview
QEMU [13] is a fast open source processor emulator able to
model various target CPU architectures (e.g. ARM, Sparc,
X86). It is based on dynamic binary translation which is an
emulation technique relying on on-line code translation to
speedup the entire applications execution process. QEMU
allows two different simulation modes : User mode and
System mode. In the first one only the CPU architecture
is modeled and it is used to run bare-metal applications
on the target processor. In System mode, along with mode-
ling the CPU architecture it is also possible to model com-
plete development board with a set of common use devices
(e.g. Ethernet interfaces, Disks, Audio controllers, GPUs),
enabling the execution of an un-modified operating system.
In this work we will focus on the System mode emulation.
We choose an ARM Versatile PB baseboard as a host system
(featuring an ARMv7-based core), exploiting semihosting
as the interface towards GPUSim.
Semihosting [10] is a technique developed for ARM targets
allowing the communication between an application running
on the target and a host computer running a debugger. In
other words, it enables the redirection of all the applica-
tion’s IO system calls (e.g. printf()) to a debugger inter-
face. Details on how we exploit this feature to implement
communication with GPUSim are provided in section 4.1.
3.3 Overview of Many-core Simulator
GPUSim provides scalable and fast simulation of thousand
simple cores executing their instruction streams and main-
taining the functional correctness of the program visible
state. The key idea behind our approach is to identify the in-
herent parallelism in many-core architecture simulation and
efficiently execute it on top of highly parallel GPU hardware.
GPUSim is entirely written using C for CUDA [9] and in or-
der to model thousands of cores we map each instance of a si-
mulated core to a single CUDA thread. Many-cores are thus
naturally modeled by using the numerous available GPU
threads. Each simulated core is assigned its own context
structure, which represents register file, status flags, pro-
gram counter, etc. The necessary support data structures are
initially allocated from the main (CPU) memory for all the
simulated cores. The host program (i.e. the part of GPUSim
running on the CPU) initializes these structures, then co-
pies them to the GPU global device memory, along with the
program binary. Once the main ISS simulation kernel is of-
floaded to the GPU, each simulated core repeatedly fetches,
decodes and executes instructions from the program binary.
Each core updates its simulated registers file and program
counter until program completion.
4. IMPLEMENTATION DETAILS
In this section we describe implementation details for the
various components of our simulation framework. We first
explain the technique used to interface QEMU with GPU-
Sim. Then we provide details of GPUSim along with a des-
cription of the parallel programming model used.
4.1 QEMU Semihosting
The essence of semihosting is a particular software inter-
rupt (svc 0x123456) which when caught from a debugger
interface is directed to the host machine (CPU platform)
instead of otherwise simulating on target platform. This in-
terrupt takes two parameters in registers r0 and r1. The r0
carries a set of semihosting operation identifiers which are
pre-defined by ARM as well as our custom-defined identifier,
GPU_SEMI_ID. r1 contains a parameter which is required to
be passed to the host platform (e.g. a string pointer for a
printf() call). When the host processor in the simulated SoC
recieves a request for offoading a region of code to the (si-
mulated) accelerator, it triggers the execution of GPUSim
on the CPU of the physical machine hosting QEMU.
The simulated host processor runs a Linux OS. We have
developed a device driver (which registers a character device,
/dev/gpusim0) for this OS and it is invoked everytime it is
required to communicate to the simulated accelerator (i.e.,
upon simulated code oﬄoading). This driver acts as a bridge
between the simulated machine and the physical machine
(QEMU), performing semihosting calls instead of executing
operations on the simulated hardware. Figure 3 shows the
interaction between the two domains.
In order to write programs capable of oﬄoading code por-
tions to the many-core accelerator we use a custom parallel
programming API, libGPUSim, which performs all the ne-
cessary calls to the driver (e.g. open, ioctl). With a state-
of-the-art programming model such as OpenCL in mind, we
identified a generic subset of functions enabling the func-
tions such as allocating buffers, move data between buffers
and to oﬄoading a certain portion of code to the accelerator
requesting its execution. This API facilitate to synchronize
the execution of host CPU with many-core accelerator. It
also provides the information about the size and location
of many-core simulator’s memory segments which helps in
setting the layout of parallel section of program in its me-
mory space. The set of functions provided by our library is
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Figure 3: Accelerated simulation approach through
semihosting
summarized in the following list :
- Allocate/Free buffer on the device memory.
- Transfer data to/from device memory area.
- Oﬄoad the execution of a parallel function.
- Wait for computation end which is useful to define
synchronization points.
- Release the co-processor when computation is termi-
nated.
In Figure 3, we have highlighted in red, the operations per-
formed when recieving an oﬄoad request from the simulated
application. When the corresponding library call is perfor-
med, a structure is created to provide GPUSim all parame-
ters needed to perform the requested operation. This struc-
ture contains a pointer to the parallel function entry, the
size of the function code itself and a pointer to each pos-
sible parameter. A pointer to this structure is passed to the
driver through an ioctl call, which also specifies a unique
identifier for the requested operation. Consistent with the
functions provided by our library, we defined a set of pos-
sible identifiers representing the operation requests that can
be forwarded to the accelerator.
When the Linux driver catches the ioctl command, it for-
wards the request made from the application towards GPU-
Sim by calling the semihosting interrupt and setting all the
parameters according to the operation identifier received.
QEMU intercepts the particular software interrupt and sets-
up the execution of the requested operation on GPUSim. In
order to allow the parallel execution of QEMU and GPUSim,
we implemented a solution based on a daemon process and
Unix Domain sockets. When the first request from a target
user-space process arrives, QEMU forks a daemon process
that waits on a socket for incoming commands and is res-
ponsible for managing execution of GPUSim. Henceforth,
all requests coming from the same process on the target en-
vironment are passed to the daemon using the appropriate
socket. The daemon stays alive until all received commands
are completed. To mimic the real hardware behavior, only
one process from the target environment is allowed to use the
accelerator at a certain time. Thus when a process obtains
the “ownership” of the accelerator, it has exclusive access to
it until the computation is completed.
The structure of parameters pointed to through a semi-
hosting call is moved between host and target environment
using two QEMU functions (lock user, unlock user) able to
access the simulated memory for reading and writing. This
method is used for all data (parallel code, I/O data) that
needs to be moved from an environment to the other. Once
copied, data is passed to the daemon using sockets ; this
happens only for small-sized data like pointers or operation
identifiers. To avoid overheads due to moving big amounts of
data using the socket, larger data structures (e.g. I/O buf-
fers) are accessed by the daemon through shared memory
segments defined and allocated by the QEMU process. In
that case the socket is used only to pass the pointer to the
specific shared memory segment.
4.2 Accelerating Manycore Simulator
GPUSim is a parallel many-core simulator designed for fast
execution on GPUs. The simulation infrastructure here pre-
sented is based on our previous work [26] [25]. While GPU-
Sim can support different target ISAs, in this work we will
consider an ARM-v5 architecture. Besides integration with
QEMU, another main enhancement to this simulation tech-
nology that we introduce in this paper is a full support for
collective and point-to-point synchronization between simu-
lated cores. In the remainder of this section, we first outline
the key implementation issues we had to face to achieve ef-
fective GPU-based simulation and briefly mention the pro-
vided solutions (the interested reader can find more details
on this part on our previously published work). Then, we
explain our novel techniques to efficiently support shared
memory-based synchronization in GPUSim.
4.2.1 Control Flow Divergence
Due to the SIMT nature of GPU architectures, divergent
control flow in CUDA programs force all paths in a condi-
tional control flow to be serialized, thus being detrimental
to GPU performance. It is paramount to reduce this seria-
lization effect to a minimum. To achieve this goal, we de-
sign our simulation framework so as to minimize frequent
divergent execution flows in all stages of the target ARM
ISA pipeline. We ensure that cores simulated by a group of
threads in a CUDA warp fetch their instructions from their
instruction caches in parallel. Similarly, fixed-length 32-bit
instructions from the ARM ISA can be decoded in parallel
through the use of bitmasks to extract significant bits and
a look-up table. This avoids the performance-critical diver-
gence of threads in a warp.
During the execution step, previously extracted opcode and
operands are used to simulate the target instruction seman-
tics. The actual instruction execution is modeled within a C
switch/case construct. This is translated from the CUDA
compiler into a series of conditional branches, which are ta-
ken depending on the decoded instruction. The number of
divergent instructions during this step is clearly highly de-
pendent on the target application and the form of paral-
lelism it exploits. When running Single Program Multiple
Data (SPMD) applications all cores simulate the same ins-
truction flow. This matches the native GPU SIMT model
of execution, and results in high parallelism of the simula-
tion. On the contrary, when simulating a Multiple Program
Multiple Data (MPMD) parallel application, simulated cores
execute distinct instruction streams, which is highly likely to
result in control flow divergence during the execution stage
of the pipeline. This implies performance loss due to seriali-
zation of threads execution within a warp.
4.2.2 Global Memory Access Cost
GPU global memory has a very high latency of 400-800
cycles. Given the criticality of memory accesses and their
impact on simulation performance, it is of the utmost im-
portance to carefully design the layout of simulated core’s
contexts in memory. Each core contexts can be represented
with an aggregated data structure (i.e., an array of registers
and flags). Since each simulated core is mapped to a CUDA
thread, parallel ISS execution implies concurrent accesses to
core contexts, which we want to service in the most efficient
manner. Every core simulation frequently accesses its exe-
cution context during program execution, so it is beneficial
to place the corresponding data structure in the low-latency
shared memory rather than accessing it from the global me-
mory. This requires explicit copy operations, whose cost can
be minimized if we utilize memory coalescing, a well known
optimization for effective memory bandwidth exploitation
in CUDA programming. Therefore, we design the matrix
layout of the context data structure in accordance with its
access pattern. Padding is employed whenever the number
of simulated cores is not an integer multiple of the size of
a CUDA warp (i.e., a block of 32 parallel threads). With
the proposed representation of execution contexts, concur-
rent simulated cores access memory in column-major order.
In this way, separate threads in a warp access the same me-
mory line, which is served with a single memory transaction,
thus improving performance.
4.2.3 Bank Conflicts in Shared Memory
Another important optimization is to ensure that there are
no bank conflicts in the shared memory. Accesses by multiple
threads to a single data element within the same bank will
cause conflicts and result in longer transactions. Hence, we
place our CPU context data structure in shared memory in
such a way that each access of simulated core to its context
register file only results in linear addressing [8]. As a result,
all threads in a half-warp access different banks, thus mini-
mizing bank conflicts.
4.2.4 Synchronization
One of the main requirements of shared memory parallel pro-
gramming is synchronization primitives such as locks. Many-
core simulation should support effective inter-core synchro-
nization mechanisms. To implement this feature, it is impor-
tant that we have means to provide synchronization among
the CUDA threads which are used to map the virtual cores
of co-processor simulator. CUDA threads within a block
can synchronize without any difficulty, however synchroni-
zation among threads blocks is not natively supported by
CUDA and the GPU hardware, and can only be achieved
through costly communication through the global memory,
or through interaction with the CPU. This poses a serious
performance bottleneck, because both solutions impose ex-
tremely costly operations. Therefore, we design techniques
to minimize the performance overhead and achieve synchro-
nization in the most efficient manner.
The support for shared memory synchronization is imple-
mented with a combination of software primitives relying on
specific instructions from target ISAs and dedicated hard-
ware modules implemented in GPUSim to handle the ato-
micity control. Considering the ARM ISA, the program-
ming API provides application-level primitives which trans-
late into target operations such as test-and-set, spin locks,
wait-for-event and signal-event. On the simulator side, the
implementation of these operations is done using CUDA ato-
mic instructions [9]. This ensures the correct execution of
synchronization operations within all cores simulated by ac-
tive thread blocks on GPU hardware. However, due to the
lack of support for inter-block synchronization in CUDA,
supporting synchronization among all simulated cores (map-
ped on both active and inactive CUDA thread-blocks) is a
challenging task.
In a naive implementation where locks are implemented with
busy waiting, we may easily experience deadlocks when si-
mulating a higher numbers of cores than the available phy-
sical GPU processors. The GPU hardware scheduler selects
thread-blocks for execution based on available computatio-
nal resources. If the number of threads in all blocks is higher
than the number of processors, only a subset of all the blocks
can execute, while the remaining blocks wait (inactive) until
the first set finishes its execution. This generates a deadlock.
To address this issue we consider three different approaches :
1 Preemption at Instruction Level In this case, the
ISS simulation is preempted and a synchronization point
with the host CPU is inserted after every single simula-
ted instruction. We save the ISS context state in GPU
global memory, then we perform a global (barrier) syn-
chronization by terminating the CUDA kernel and re-
turning execution to the host side. Since the amount of
computation (i.e. simulating a single instruction) is ex-
tremely small in comparison with communication bet-
ween host CPU and GPU device, this approach shows
high performance overhead.
2 Preemption at Synchronization Level In this ap-
proach, synchronization between different CUDA blocks
is done only when inter-block communication is neces-
sary. Only synchronization instructions between dif-
ferent cores and wait-on-response instructions from a
simulated core residing on a currently inactive block
may cause deadlock problems. Thus, by identifying
such potentially “dangerous” instructions and preemp-
ting ISS simulation only upon their occurrence, we
achieve considerable performance gain.
3 Preemption at Timeout Here, we further optimize
the performance by preempting the core simulation
only when the synchronization instruction occurs wi-
thin a simulated core residing on an inactive block.
Since it is difficult to determine in advance if the inter-
core communication occurs between cores simulated on
an active or inactive block, we adopt a timeout mecha-
nism. At any point, if the simulator discovers that a
particular simulated core has been waiting for an event
for longer than a certain time period, it sends a trap
which yields the simulation of the waiting core. This
allows the simulation of previously inactive blocks to
proceed, thus removing the deadlock.
We provide an evaluation of these approaches in Section 5.4.
5. EXPERIMENTS AND RESULTS
This section presents a set of experiments to evaluate the
performance of our simulation infrastructure. We begin with
providing the details of our experimental setup and then we
present the overhead of using QEMU semihosting technique
in our simulation method. Next we present the scalability of
our manycore accelerator simulator and the speedup achie-
ved by running parallel benchmarks on our manycore he-
terogeneous simulator. Finally, we provide an evaluation of
our proposed synchronization techniques.
5.1 Experimental Setup
For all experiments, we used a NVIDIA C2070 Tesla gra-
phic card (the Device), equipped with 6 GB memory and
448 CUDA cores. The QEMU ARM emulator runs a linux
kernel image compiled for the Versatile platform with EABI
support. As a host platform (the physical machine in Fi-
gure 3) we used an Intel Xeon 2.67 GHz multi-core system
running Linux 2.6.32, equipped with 6GB DDR3 DRAM.
We used arm-linux-gcc for generation of target binaries for
ARM.
In Tab 1, we list the benchmarks adopted for our experi-
ments with associated dataset size. The considered bench-
marks are representative computational kernels found at the
heart of many embedded applications. They have been ex-
tracted from a complete JPEG decoder and from the OpenMP
Source Code Repository [17] benchmark suite. The data pa-
rallel nature of these benchmarks makes them amenable to
parallelization with a host-accelerator scheme. Specifically,
an identical computation is replicated over parallel threads,
which operate on disjoint chunks of the iteration space and
dataset according to their identification number. We paral-
lelized these benchmarks using the primitives of our libG-
PUSim library (see Section 4.1). To study the effectiveness
of our simulation methodology over a wide range of modern
and possible future many-core implementations, we provide
results for parallelized benchmarks running on number of
simulated cores which varies from 128 to 4096 cores.
5.2 Overhead of Interfacing with QEMU
As mentioned in Section 3.2, all the benchmarks are laun-
ched from within a Linux OS running on QEMU. During the
executions of these benchmarks when a parallel kernel of the
benchmark is encountered, it is oﬄoaded for simulation on
top of GPUSim using the QEMU semihosting technique.
We want to evaluate this one-time overhead for kernel of-
floading. In our first experiment, we run all the benchmarks
for increasing core count of the simulated accelerator, and
measure the wall clock simulation time at the boundaries
of these parallelized kernels. This measure accounts for the
GPU execution time as well as the overhead for our QEMU
semihosting extensions. We calculated the total time spent
during the semihosting operation between QEMU and GPU-
Sim for each of the mentioned benchmark. As shown in
Table 2), this one time QEMU semihosting cost is almost
Kernel Acronym Source Dataset size
Inverse DCT IDCT JPEG Decoding IMGSIZE (1024*512) Blocksize (8*8 pixels)
Luminance Dequantization DQ JPEG Decoding IMGSIZE (1024*512) BlockSize (8*8 pixels)
Matrix Multiplication MM Fox Algorithm (8192x50)*(50x50)
Background Subtraction NCC Normalized Cut Clustering IMGSIZE(8198*16)
Fast Fourier Transform FFT OpenMP Source Code Repository 8192 parallel Rows
Table 1: Benchmarks
constant for all the benchmarks and in absolute terms it is
very contained (0.04 seconds on average).
MM IDCT NCC FFT DQ Average
0.04 0.04 0.05 0.05 0.04 0.04
Table 2: Semihosting cost [sec]
5.3 Benchmark Execution Time
In this section we want to estimate the impact for our semi-
hosting solution in overall simulation time for all the bench-
marks. Our experiments aim at mimicking the typical of-
floading pattern of the OpenCL programming style. Thus,
all the kernels presented in Table 1 are executed from wi-
thin one of these oﬄoading sequences. Specifically the main
program executes on the host processor, but it does nothing
more than a synchronous call to the oﬄoading primitives.
We measure wall clock time at the boundaries of this call to
account for the actual simulation time of many-core accele-
rator spent on GPU platform. Also this gives us an idea for
estimating the overhead of using QEMU with semihosting
calls. The breakdown of these two contributions is shown
MM IDCT NCC FFT DQ
1,26,657,376 70,771,680 11,534,336 2,433,024 3,746,816
Table 3: Total Number of Instructions simulated by
each benchmarks on Manycore Simulator
in Fig. 4 for all the considered benchmarks. On the X-axis
we report increasing core count for the simulated accele-
rator, while on the Y-axis we plot overall simulation time.
The latter is normalized to the time taken by the execu-
tion of the target benchmark on a single QEMU simulated
host processor (i.e., a scenario where instead of oﬄoading
parallel kernels to the accelerator, we execute them entirely
on the host processor). In the plots we have highlighted the
performance of QEMU (Y=1) with a purple line. This me-
tric gives an idea of the benefits of the GPUSim approach
as opposed to QEMU emulation alone. QEMU uses fast bi-
nary translation techniques, where GPUSim is based on a
slower interpretation-based method for simulating the ARM
core pipeline. From Figure 4, it can be seen that the simu-
lation time for a single QEMU processor is comparable to
GPUSim for a small number of cores, parallel simulation
provides better results when the number of simulated cores
increases. As it can also be noticed that benchmark such as
MM and IDCT show somewhat better scalability than rest
other benchmarks. This is due to the fact that since MM and
IDCT benchmarks are comparatively longer running bench-
marks as shown in Table 3, therfore they gain better from
parallelization on GPU.
Figure 4 also shows advantages of using GPU-based paral-
lel simulation against a CPU-based sequential version of a
many-core simulator. To the best of our knowledge, no such
many-core accelerator simulator is available, therefore we
have developed a sequential version of our GPUSim, which
runs sequentially on the host CPU. Similar to our GPU-
based solution, this version also models the simple ARM
pipeline for each core and it is interfaced with QEMU using
semihosting. It is possible to see that for all the conside-
red benchmarks, GPU-based solution achieves significantly
faster simulation of the target manycore accelerator. From
Figure 4, it is also evident that simulation time scales well
for all the benchmarks.
5.4 Evaluation of Synchronization Techniques
In this section we evaluate the three different approaches for
supporting deadlock-free synchronization primitives descri-
bed in Section 4.2.4. To perform this evaluation we consider
a classical producer-consumer synchronization pattern. The
experiment simulates a total of 4096 cores, with a CUDA
thread-block size of 256. As mentioned in Section 4.2.4, the
goal is to investigate the possible deadlock scenario where
the simulated cores are mapped on both active and inactive
thread-blocks. To do this, we maximize the usage of avai-
lable GPU resources within each thread block. This ensures
that the maximum number of thread blocks are active at one
time and that each thread block is individually running on a
single Streaming Multiprocessor (SM). One thread block re-
mains inactive until it acquires its required resources. Dead-
lock occurs when all cores acting as consumers are simulated
on inactive thread blocks, because producer cores are stal-
ling GPU resources while waiting for a response from consu-
mers. Since it is randomly decided by the GPU scheduler
if the consumer cores will be mapped onto active or inac-
tive thread blocks, it is important to evaluate all possible
cases. Therefore, we selectively control the cores that act as
consumers and generate results for the three different cases
described below :
- Case 1 : Consumer Core simulated with an active CUDA
thread block
- Case 2 : Consumer Core simulated with an inactive CUDA
thread block (triggers deadlock)
- Case 3 : Consumer Core simulated with both active and
inactive CUDA thread blocks
Only Case 2 is prone to deadlock, because consumers are
mapped to threads forced into inactive blocks. The purpose
of this experiment is to identify the optimal approach among
all that are proposed in section 4.2.4 to ensure deadlock-
free and efficient synchronization. Table 4 shows the simu-
lation time of this benchmark using the three different ap-
proaches. Although all the three techniques resolve the dead-
lock of Case 2 by yielding running blocks and allowing in-
active ones to proceed, there are clear differences in per-
Figure 4: Breakdown of QEMU semihosting + GPU
simulation time, normalized to serial benchmark
execution on a single QEMU processor
Cases Preemption
at Instruc-
tion Level
Preemption at
Synchronization
Level
Preemption
at Time-out
Level
Case 1 183.2 ms 3.3 ms 2.6 ms
Case 2 210.1 ms 4.2 ms 7.5 ms
Case 3 204.7 ms 3.5 ms 2.7 ms
Table 4: Simulation of Producer-Consumer Bench-
mark and Comparison for various approaches of Im-
plementation
formance. Preemption of core simulation at synchronization
level achieves much better performance than the baseline
(preemption at instruction level). This is because we re-
duce the number of required synchronization points. When
preempting core simulation after a timeout, for Case 1 and
Case 3 (where the deadlock does not take place), we do not
see any overheads for CPU barrier synchronization. Even
when the deadlock occurs (Case 2) the performance loss in-
duced by wait-for-timeout seems acceptable. Thus, the best
implementation for synchronization primitives can be selec-
ted depending on the nature of the simulated workload. If
the target application seldom generates situations similar
to Case 2, preemption at timeout is the most convenient
implementation. Otherwise preempting core simulation at
synchronization level can be more conservatively enabled.
6. CONCLUSION
This paper presents a QEMU and GPU based simulation
infrastructure targeting the systems with thousand-core co-
processor and address the limitation of our previous work
by achieving high performance full system simulation. This
novel simulation method utilizes QEMU to emulate master
CPU running entire operating system and devices and it
uses a GPU based highly scalable manycore simulator writ-
ten in CUDA to emulate the manycore co-processor. It uses
semihosting technique to interface between QEMU and ma-
nycore simulator by oﬄoading the parallel section of the
program to the co-processor simulator. Thus our proposed
simulation method utilizes the heterogeneous accelerators
to tackle the challenge of simulating heterogeneous architec-
ture of future SoC system. Moreover we proposed a novel
software GPU inter block synchronization mechanism going
beyond hardware limits imposed by the hardware architec-
ture. This work can be considered as an extension of QEMU
towards the modeling of an ever vast and complex range of
hardware platforms.
We plan to extend our work in several directions. We will in-
tegrate our full system simulation framework with the cache
and network-on-chip simulation model which has been de-
signed to work effectively on GPU platform [25]. We also
intend to add the timing model for co-processor which will
be able to utilize the event traces generated from functional
model of manycore simulator to estimate the overall system
performance.
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